altera de2 pin assignments

Recall from Figure 2.2 that an eight-bit wide 2-to-1 multiplexer can be built by using eight instances of a 2-to-1 multiplexer. Figure 2.4 applies this concept to define a three-bit wide 5-to-1 multiplexer. It contains three instances of the circuit in Figure 4a. The VHDL code for this circuit is given in appendix 2.1

Prelab Assignments

• Review the manual and tutorials for the Altera DE2 Board.
• Understand how to create and compile projects.
• Review how pin assignments are done.
• Review how to program the Altera DE2 Board.

Lab Assignments

• Create a new Quartus II project for your circuit.
• Include the given VHDL code for the eight-bit wide 2-to-1 multiplexer in your project. Use switch SW17 on the DE2 board as the s input, switches SW7−0 as the X input and SW15−8 as the Y input. Connect the SW switches to the red lights LEDR and connect the output M to the green lights LEDG7−0.
• Include in your project the required pin assignments for the DE2 board.
• Compile the project.
• Download the compiled circuit into the FPGA chip. Test the functionality of the eight-bit wide 2-to-1 multiplexer by toggling the switches and observing the LEDs.
• Include the given VHDL code for the three-bit wide 5-to-1 multiplexer. Connect its select inputs to switches SW17−15, and use the remaining 15 switches SW14−0 to provide the five 3-bit inputs U to Y. Connect the SW switches to the red lights LEDR and connect the output M to the green lights LEDG2−0.
• Include in your project the required pin assignments for the DE2 board. Compile the project.
• Download the compiled circuit into the FPGA chip. Test the functionality of the three-bit wide 5-to-1 multiplexer by toggling the switches and observing the LEDs. Ensure that each of the inputs U to Y can be properly selected as the output M.

• Altera Manuals
• Computer Hardware
• User manual

Altera DE2-70 User Manual

• page of 93 Go / 93

Table of Contents

Chapter 1 de2-70 package.

• Package Contents
• The DE2-70 Board Assembly
• Getting Help

Chapter 2 Altera DE2-70 Board

• Layout and Components
• Block Diagram of the DE2-70 Board
• Power-Up the DE2-70 Board

Chapter 3 DE2-70 Control Panel

• Control Panel Setup
• Controlling the Leds, 7-Segment Displays and LCD Display
• Switches and Buttons
• Sdram/Ssram/Flash Controller and Programmer
• USB Monitoring
• Audio Playing and Recording
• Overall Structure of the DE2-70 Control Panel

Chapter 4 DE2-70 Video Utility

• Video Utility Setup
• VGA Display
• Video Capture
• Overall Structure of the DE2-70 Video Utility

Chapter 5 Using the DE2-70 Board

• Configuring the Cyclone II FPGA
• Using the Leds and Switches
• Using the 7-Segment Displays
• Clock Circuitry
• Using the LCD Module
• Using the Expansion Header
• Using the 24-Bit Audio CODEC
• RS-232 Serial Port
• PS/2 Serial Port
• Fast Ethernet Network Controller
• Implementing a TV Encoder
• Using USB Host and Device
• Using Sdram/Sram/Flash

Chapter 6 Examples of Advanced Demonstrations

• DE2-70 Factory Configuration
• TV Box Demonstration
• TV Box Picture in Picture (PIP) Demonstration
• USB Paintbrush
• A Karaoke Machine
• Ethernet Packet Sending/Receiving
• SD Card Music Player
• Music Synthesizer Demonstration
• Audio Recording and Playing

Chapter 7 Appendix

• Revision History
• Copyright Statement

Advertisement

Quick Links

• 1 Package Contents
• 2 Layout and Components
• 3 Using the Leds and Switches
• 4 Using the 7-Segment Displays
• 5 Using the Lcd Module
• Download this manual

Related Manuals for Altera DE2-70

Summary of Contents for Altera DE2-70

• Page 1 Altera DE2-70 Board Version 1.01 Copyright © 2007 Terasic Technologies...

Page 2: Table Of Contents

• Page 3 Using USB Host and Device...55 5.15 Using IrDA...56 5.16 Using SDRAM/SRAM/Flash...57 Chapter 6 Examples of Advanced Demonstrations ...66 DE2-70 Factory Configuration ...66 TV Box Demonstration...67 TV Box Picture in Picture (PIP) Demonstration...69 USB Paintbrush...72 USB Device...74 A Karaoke Machine ...76 Ethernet Packet Sending/Receiving ...78...

Page 4: Chapter 1 De2-70 Package

Page 5: the de2-70 board assembly, page 6: getting help, page 7: chapter 2 altera de2-70 board, page 8: block diagram of the de2-70 board.

• Page 9 Figure 2.2. Block diagram of the DE2-70 board. Following is more detailed information about the blocks in Figure 2.2: Cyclone II 2C70 FPGA • 68,416 LEs • 250 M4K RAM blocks • 1,152,000 total RAM bits • 150 embedded multipliers •...
• Page 10 • Normally high; generates one active-low pulse when the switch is pressed Toggle switches • 18 toggle switches for user inputs • A switch causes logic 0 when in the DOWN (closest to the edge of the DE2-70 board) position and logic 1 when in the UP position Clock inputs •...
• Page 11 Audio CODEC • Wolfson WM8731 24-bit sigma-delta audio CODEC • Line-level input, line-level output, and microphone input jacks • Sampling frequency: 8 to 96 KHz • Applications for MP3 players and recorders, PDAs, smart phones, voice recorders, etc. VGA output •...

Page 12: Power-Up The De2-70 Board

• Page 13 • Set the toggle switch SW17 to the UP position and connect the output of an audio player to the Line-in connector on the DE2-70 board; on your headset you should hear the music played from the audio player (MP3, PC, iPod, or the like) •...

Page 14: Chapter 3 De2-70 Control Panel

• Page 15 7. The Control Panel is now ready for use; experiment by setting the value of some LEDs display and observing the result on the DE2-70 board. The concept of the DE2-70 Control Panel is illustrated in Figure 3.2. The “Control Codes” that performs the control functions is implemented in the FPGA board. It communicates with the Control Panel window, which is active on the host computer, via the USB Blaster link.

Page 16: Controlling The Leds, 7-Segment Displays And Lcd Display

• Page 17 DE2-70 User Manual Figure 3.3. Controlling LEDs. Choosing the 7-SEG tab leads to the window in Figure 3.4. In the tab sheet, directly use the Up-Down control and Dot Check box to specified desired patterns, the 7-SEG patterns on the board will be updated immediately.

Page 18: Switches And Buttons

Page 19: sdram/ssram/flash controller and programmer.

• Page 20 ASCII text files that specify memory values using ASCII characters to represent hexadecimal values. For example, a file containing the line defines four 8-bit values: 01, 23, 45, 67, 89, AB, CD, EF. These values will be loaded consecutively 0123456789ABCDEF DE2-70 User Manual...

Page 21: Usb Monitoring

Page 22: ps2 device, page 23: sd card, page 24: audio playing and recording.

• Page 25 4. To stop recording, click “Stop Record”. Finally, audio signal saved in SDRAM-U1 will be uploaded to the host computer and displayed on the waveform window. Click “Save Wave” to save the waveform into a WAV file. DE2-70 User Manual...

Page 26: Overall Structure Of The De2-70 Control Panel

• Page 27 FPGA/ SOPC NIOS II TIMER JTAG JTAG Blaster Hardware Figure 3.13. The block diagram of the DE2-70 control panel. SEG7 Controller SDRAM Controller SDRAM Controller LCD Controller USB Controller PS2 Controller PIO Controller Avalon- MM Flash Controller Tris tate Bridge...

Page 28: Chapter 4 De2-70 Video Utility

Page 29: vga display, page 30: video capture, page 31: overall structure of the de2-70 video utility.

• Page 32 Host computer converts the raw image data to RGB color space and displays it. SDRAM Controller SDRAM Controller Controller Multi - Port SSRAM Controller Avalon MM Slave VIDEO-In Controller DE2-70 User Manual NIOS II Program SDRAM-U1 SDRAM-U2 SSRAM VIDEO IN...

Page 33: Chapter 5 Using The De2-70 Board

• Page 34 Cyclone II FPGA, perform the following steps: • Ensure that power is applied to the DE2-70 board • Connect the supplied USB cable to the USB Blaster port on the DE2-70 board (see Figure 2.1) • Configure the JTAG programming circuit by setting the RUN/PROG switch (on the left side of the board) to the RUN position.

Page 35: Using The Leds And Switches

• Page 36 DE2-70 User Manual There are also 18 toggle switches (sliders) on the DE2-70 board. These switches are not debounced, and are intended for use as level-sensitive data inputs to a circuit. Each switch is connected directly to a pin on the Cyclone II FPGA. When a switch is in the DOWN position (closest to the edge of the board) it provides a low logic level (0 volts) to the FPGA, and when the switch is in the UP position it provides a high logic level (3.3 volts).
• Page 37 SW[14] PIN_L5 SW[15] PIN_L4 Description Toggle Switch[0] Toggle Switch[1] Toggle Switch[2] Toggle Switch[3] Toggle Switch[4] Toggle Switch[5] Toggle Switch[6] Toggle Switch[7] Toggle Switch[8] Toggle Switch[9] Toggle Switch[10] Toggle Switch[11] Toggle Switch[12] Toggle Switch[13] Toggle Switch[14] Toggle Switch[15] DE2-70 User Manual...
• Page 38 LED Red[6] LED Red[7] LED Red[8] LED Red[9] LED Red[10] LED Red[11] LED Red[12] LED Red[13] LED Red[14] LED Red[15] LED Red[16] LED Red[17] LED Green[0] LED Green[1] LED Green[2] LED Green[3] LED Green[4] LED Green[5] LED Green[6] DE2-70 User Manual...

Page 39: Using The 7-Segment Displays

• Page 40 Seven Segment Decimal Point 3 Seven Segment Digit 4[0] Seven Segment Digit 4[1] Seven Segment Digit 4[2] Seven Segment Digit 4[3] Seven Segment Digit 4[4] Seven Segment Digit 4[5] Seven Segment Digit 4[6] Seven Segment Decimal Point 4 DE2-70 User Manual...

Page 41: Clock Circuitry

• Page 42 Cyclone II FPGA SDRAM SSRAM Description 28 MHz clock input 50 MHz clock input 50 MHz clock input 50 MHz clock input 50 MHz clock input External (SMA) clock input DE2-70 User Manual SD Card AUDIO CODEC PS/2 Ethernet FLASH...

Page 43: Using The Lcd Module

Page 44: using the expansion header.

• Page 45 Figure 5.11. Schematic diagram of the expansion headers. Signal Name FPGA Pin No. IO_A [0] PIN_C30 IO_A [1] PIN_C29 IO_A [2] PIN_E28 1.8V 2.5V 3.3V Description GPIO Connection 0 IO[0] GPIO Connection 0 IO[1] GPIO Connection 0 IO[2] DE2-70 User Manual...
• Page 46 GPIO Connection 0 IO[31] GPIO Connection 0 PLL In GPIO Connection 0 PLL In GPIO Connection 0 PLL Out GPIO Connection 0 PLL Out GPIO Connection 1 IO[0] GPIO Connection 1 IO[1] GPIO Connection 1 IO[2] GPIO Connection 1 IO[3] DE2-70 User Manual...
• Page 47 GPIO Connection 1 IO[27] GPIO Connection 1 IO[28] GPIO Connection 1 IO[29] GPIO Connection 1 IO[30] GPIO Connection 1 IO[31] GPIO Connection 1 PLL In GPIO Connection 1 PLL In GPIO Connection 1 PLL Out GPIO Connection 1 PLL Out DE2-70 User Manual...

Page 48: Using Vga

• Page 49 Datasheet/VGA DAC folder on the DE2-70 System CD-ROM. The pin assignments between the Cyclone II FPGA and the ADV7123 are listed in Table 5.11. An example of code that drives a VGA display is described in Sections 6.2, 6.3 and 6.4.
• Page 50 VGA Green[6] VGA Green[7] VGA Green[8] VGA Green[9] VGA Blue[0] VGA Blue[1] VGA Blue[2] VGA Blue[3] VGA Blue[4] VGA Blue[5] VGA Blue[6] VGA Blue[7] VGA Blue[8] VGA Blue[9] VGA Clock VGA BLANK VGA H_SYNC VGA V_SYNC VGA SYNC DE2-70 User Manual...

Page 51: Using The 24-Bit Audio Codec

Page 52: rs-232 serial port, page 53: fast ethernet network controller.

• Page 54 Description DM9000A DATA[0] DM9000A DATA[1] DM9000A DATA[2] DM9000A DATA[3] DM9000A DATA[4] DM9000A DATA[5] DM9000A DATA[6] DM9000A DATA[7] DM9000A DATA[8] DM9000A DATA[9] DM9000A DATA[10] DM9000A DATA[11] DM9000A DATA[12] DM9000A DATA[13] DM9000A DATA[14] DM9000A DATA[15] DM9000A Clock 25 MHz DE2-70 User Manual...

Page 55: Tv Decoder

• Page 56 TV Decoder 1 Data[0] TV Decoder 1 Data[1] TV Decoder 1 Data[2] TV Decoder 1 Data[3] TV Decoder 1 Data[4] TV Decoder 1 Data[5] TV Decoder 1 Data[6] TV Decoder 1 Data[7] TV Decoder 1 H_SYNC TV Decoder 1 V_SYNC DE2-70 User Manual...

Page 57: Implementing A Tv Encoder

Page 58: using usb host and device, page 59: using irda, page 60: using sdram/sram/flash.

• Page 61 DE2-70 User Manual Figure 5.22. SDRAM schematic.
• Page 62 RESET# FLASH_WP_n WP#ACC FLASH_RY RY/BY# FLASH_CE_n FLASH_OE_n FLASH_BYTE_n BYTE# F_VCC33 4.7K 4.7K FLASH_RY 4.7K 4.7K FLASH_CE_n Figure 5.24. Flash schematic. DE2-70 User Manual SRAM_data0 DQA0 SRAM_data1 DQA1 SRAM_data2 DQA2 SRAM_data3 DQA3 SRAM_data4 DQA4 SRAM_data5 DQA5 SRAM_data6 DQA6 SRAM_data7 DQA7 SRAM_datapar0...
• Page 63 SDRAM 1 Data[13] SDRAM 1 Data[14] SDRAM 1 Data[15] SDRAM 1 Bank Address[0] SDRAM 1 Bank Address[1] SDRAM 1 Low-byte Data Mask SDRAM 1 High-byte Data Mask SDRAM 1 Row Address Strobe SDRAM 1 Column Address Strobe DE2-70 User Manual...
• Page 64 SDRAM 2 Data[9] SDRAM 2 Data[10] SDRAM 2 Data[11] SDRAM 2 Data[12] SDRAM 2 Data[13] SDRAM 2 Data[14] SDRAM 2 Data[15] SDRAM 2 Bank Address[0] SDRAM 2 Bank Address[1] SDRAM 2 Low-byte Data Mask SDRAM 2 High-byte Data Mask DE2-70 User Manual...
• Page 65 SRAM Address[8] SRAM Address[9] SRAM Address[10] SRAM Address[11] SRAM Address[12] SRAM Address[13] SRAM Address[14] SRAM Address[15] SRAM Address[16] SRAM Address[17] SRAM Address[18] SRAM Data[0] SRAM Data[1] SRAM Data[2] SRAM Data[3] SRAM Data[4] SRAM Data[5] SRAM Data[6] SRAM Data[7] DE2-70 User Manual...
• Page 66 SRAM Burst Address Advance SRAM Byte Write Enable[0] SRAM Byte Write Enable[1] SRAM Byte Write Enable[2] SRAM Byte Write Enable[3] SRAM Chip Enable 1 SRAM Chip Enable 2 SRAM Chip Enable 3 SRAM Clock SRAM Parity Data[0] SRAM Parity Data[1] DE2-70 User Manual...
• Page 67 FLASH Address[8] FLASH Address[9] FLASH Address[10] FLASH Address[11] FLASH Address[12] FLASH Address[13] FLASH Address[14] FLASH Address[15] FLASH Address[16] FLASH Address[17] FLASH Address[18] FLASH Address[19] FLASH Address[20] FLASH Address[21] FLASH Data[0] FLASH Data[1] FLASH Data[2] FLASH Data[3] FLASH Data[4] DE2-70 User Manual...
• Page 68 FLASH Data[9] FLASH Data[10] FLASH Data[11] FLASH Data[12] FLASH Data[13] FLASH Data[14] FLASH Data[15] FLASH Byte/Word Mode Configuration FLASH Chip Enable FLASH Output Enable FLASH Reset LASH Ready/Busy output FLASH Write Enable FLASH Write Protect /Programming Acceleration DE2-70 User Manual...

Page 69: Chapter 6 Examples Of Advanced Demonstrations

Page 70: tv box demonstration.

• Page 71 4:3 aspect ratio o Non-progressive video • Connect the VGA output of the DE2-70 board to a VGA monitor (both LCD and CRT type of monitors should work) • Connect the audio output of the DVD player to the line-in port of the DE2-70 board and connect a speaker to the line-out port.

Page 72: Tv Box Picture In Picture (Pip) Demonstration

• Page 73 • Connect the one audio output of the DVD player to the line-in port of the DE2-70 board and connect a speaker to the line-out port. If the audio output jacks from the DVD player are of...
• Page 74 RCA type, then an adaptor will be needed to convert to the mini-stereo plug supported on the DE2-70 board; this is the same type of plug supported on most computers • Load the bit stream into FPGA. • The detailed configuration for switching video source of main and sub window are listed in Table 6.1.

Page 75: Usb Paintbrush

• Page 76 Nios II Workspace: DE2_70_NIOS_HOST_MOUSE_VGA\Software • Connect a USB Mouse to the USB Host Connector (type A) of the DE2-70 board • Connect the VGA output of the DE2-70 board to a VGA monitor (both LCD and CRT type of monitors should work) •...

Page 77: Usb Device

• Page 78 • Nios II Workspace: DE2_70_NIOS_DEVICE_LED\HW\Software • Borland BC++ Software Driver: DE2_70_NIOS_DEVICE_LED\SW • Connect the USB Device connector of the DE2-70 board to the host computer using a USB cable (type A → B). • Load the bit stream into FPGA •...

Page 79: A Karaoke Machine

• Page 80 • Project directory: DE2-70_i2sound • Bit stream used: DE2-70_i2sound.sof or DE2-70_i2sound.pof • Connect a microphone to the microphone-in port (pink color) on the DE2-70 board • Connect the audio output of a music-player, such as an MP3 player or computer, to the line-in port (blue color) on the DE2-70 board •...

Page 81: Ethernet Packet Sending/Receiving

• Page 82 MAC address of the DE2-70 board. If the packet received does have the same MAC address or is a broadcast packet, the DM9000A will accept the packet and send an interrupt to the Nios II processor. The processor will then display the packet contents in the Nios II IDE console window.

Page 83: Sd Card Music Player

• Page 84 DE2-70 User Manual Figure 6.13 shows the hardware block diagram of this demonstration. The system requires a 50 MHZ clock provided from the board. The PLL generates a 100-MHZ clock for NIOS II processor and the other controllers except for the audio controller. The audio chip is controlled by the Audio Controller which is a user-defined SOPC component.
• Page 85 • Load the bitstream into the FPGA on the DE2-70 board. • Run the Nios II IDE under the workspace DE2_70_SD_Card_Audio_Playe\Software • Connect a headset or speaker to the DE2-70 board and you should be able to hear the music played from the SD Card...

Page 86: Music Synthesizer Demonstration

• Page 87 SW9. To repeat the demo sound, users can press KEY1. The TONE_GENERATOR has two tones: (1) String. (2) Brass, which can be controlled by SW0. The audio codec used on the DE2-70 board has two channels, which can be turned ON/OFF using SW1 and SW2.
• Page 88 • Bit stream used: DE2_70_Synthesizer.sof or DE2-70_Synthesizer.pof • Connect a PS/2 Keyboard to the DE2-70 board. • Connect the VGA output of the DE2-70 board to a VGA monitor (both LCD and CRT type of monitors should work) • Connect the Lineout of the DE2-70 board to a speaker.
• Page 89 Figure 6.16. The Setup of the Music Synthesizer Demonstration. C D E F G A B C D E F G A B C D E F G A B VGA(LCD/CRT)Monitor VGA Out Keyboard Input Keyboard Algorithms for Audio Processing DE2-70 User Manual...

Page 90: Audio Recording And Playing

• Page 91 • Software Project directory: DE2_70_AUDIO\software\project_audio • Software Execution File: DE2_70_AUDIO\software\project_auido\audio\debug\audio.elf • Connect an Audio Source to the LINE-IN port of the DE2-70 board. • Connect a Microphone to MIC-IN port on the DE2-70 board. • Connect a speaker or headset to LINE-OUT port on the DE2-70 board.
• Page 92 • Load the Software Execution File into FPGA. ( • Configure audio with the toggle switches. • Press KEY3 on the DE2-70 board to start/stop audio recoding ( • Press KEY2 on the DE2-70 board to start/stop audio playing ( Note: (1).

Page 93: Chapter 7 Appendix

Rename the bookmark, delete bookmark, delete from my manuals, upload manual.

Mechanics of Altera DE2 Projects

Setup project Import assignments. The DE2 board has a default set of pin assignments (and associated pin names) in . Your life will be much easier if you import this file and use the variable names assigned by the developer. Compile Project Program the de2 board. Make sure the USB cable is in place, and USB Blaster is the selected device. Check the box if not already checked. If the USB Blaster is not the selected hardware device, you can press the button Hardware Setup This dialog allows you to select a programming hardware setup to use when programming devices. The button labeled is used to add a new hardware driver, to add a new selection. Just select a hardware configuration from the list to highlight it, then press the button. Maintained by John Loomis , last updated 18 January 2008 Altera DE2-115 Development and Education Board   1. Overview   2. Specifications   3. Layout   4. Resources   5. Kit Contents   6. Applications   7. Order Now Reference Book:    Modern Digital Designs with EDA, VHDL and FPGA    Title Version Size Date Download DE2-115 User Manual 2.3 14,048(KB) 2017-08-14 DE2-115_FAQ_v1.1 198(KB) 2012-06-07 Title Version Size Date Download DE2-115 CD-ROM (Cypress USB) 3.0.6   2018-07-03 DE2-115 Control Panel 2.2.0   2015-03-27 DE2-115 System Builder 2.0.1   2014-10-03 DE2-115 CD-ROM (NXP USB) 1.0.6   2012-07-21 Please note that all the source codes are provided "as-is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service. More resources about IP and Dev. Kit are available on Intel User Forums . Demonstrations IR Receiver SD Card Reader SD Card Music Player A Karaoke Machine Music Synthesizer Audio Recording and Playing USB Paintbrush DE2-115 Tools DE2-115 Control Panel – allows users to access various components on the DE2-115 platform from a host computer. DE2-115 System Builder DE2-115 System Builder – a powerful tool that comes with the DE2-115 board. This tool will allow users to create a Quartus II project file on their custom design for the DE2-115 board. The top-level design file, pin assignments, and I/O standard settings for the DE2-115 board will be generated automatically from this tool. In addition, through the GPIO and HSMC connectors you can select various daughter cards in conjunction with the DE2-115 using the DE2-115 System Builder. Related course resources: School: Universidad Pontificia BolivarianaInstructor:Prof. Holguer A. Becerra Course 1: - [Publication] Signal processing and waves graphing acceleration using FPGA School: University of Cambridge Professor: Simon Moore Course 1: -CHERI: a research platform deconflating hardware virtualization and protection Other course resources you might interested: School: Cornell UniversitySenior Lecturer: Bruce Land Course 1: - ECE5760 Advanced Microcontroller Design and system-on-chip [DE2] Course 2: - ECE 5760 Simplified Floating Point for DSP [DE2] Navigation Menu Search code, repositories, users, issues, pull requests..., provide feedback. We read every piece of feedback, and take your input very seriously. Saved searches Use saved searches to filter your results more quickly. To see all available qualifiers, see our documentation . Notifications You must be signed in to change notification settings A web application to easily lookup pin assignments of the Altera DE2 board. neelabhg/easy-de2-pin-assignments Folders and files. Name Name 4 Commits Repository files navigation Easy de2 pin assignments. A web application to easy search for pin assignments for Altera's DE2 board, and copy them into Altera's Quartus II. Python 100.0% Search forums Follow along with the video below to see how to install our site as a web app on your home screen. Note: This feature may not be available in some browsers. Welcome to EDAboard.com Welcome to our site edaboard.com is an international electronics discussion forum focused on eda software, circuits, schematics, books, theory, papers, asic, pld, 8051, dsp, network, rf, analog design, pcb, service manuals... and a whole lot more to participate you need to register. registration is free. click here to register now.. Digital Design and Embedded Programming PLD, SPLD, GAL, CPLD, FPGA Design Altera pin assignment Thread starter shaiko Start date Jun 17, 2015 Jun 17, 2015 Advanced Member level 5 Hello, Altera's Quartus has 3 ways to assign pins to the FPGA device: 1. Assignment Editor. 2. Pin Planner. 3. Direct text input into *.QSF. My question: Are these tools synchronized with each other? For example: if I do initial assignments using the Pin Planner and then make changes in the *.QSF file - will the changes in the QSF propagate back to the Pin Planner settings?   Super Moderator As long as you save the changes to the QSF, I 'm pretty sure they get loaded for each tool (you may have to close and reopen the tool to get the latest changes), but I might be mis-remembering as it's been 5-6 years since I've used Quartus.   TrickyDicky Advanced member level 7. Any changes you make via assignment editor and pin planner are written to the QSF file (stands for quartus settings file I think). Quartus uses the QSF file to set up the assignment editor and pin planner (and all the other stuff in its gui). Ensure you havent got the project open when you hand edit the .qsf though You can also assign pins via attributes in the HDL.   TrickyDicky said: Ensure you havent got the project open when you hand edit the .qsf though Click to expand... Similar threads Started by hexaeder Mar 18, 2024 Started by Oscar99haha Jul 31, 2022 Started by latebird Feb 22, 2022 Started by matrixofdynamism Dec 13, 2022 Started by aminpix May 29, 2024 Part and Inventory Search Welcome to edaboard.com. This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register. By continuing to use this site, you are consenting to our use of cookies. Accept Learn more… 178 IMAGES Altera De2 Board Pinout Outlet Sale Altera DE2 Board Pin Table DE2-115 Development Board Pinout, Datasheet, and Specs Altera DE2-115 FPGA board 1 Intro to Altera Lab HW-SW Platform 20220907 Layout and Components of the Altera DE2 Board COMMENTS PDF DE2_Pin_Table.xls DE2_Pin_Table.xls. Signal Name. FPGA Pin No. Description. SW[0] PIN_N25. Toggle Switch[0] SW[1] PIN_N26. PDF Microsoft Word DE2-115 Board I/O Pin Assignments: Switches, LEDs, and 7-Segment Displays Table 1: Pin assignments for slide switches PDF Table 2: Pin assignments for slide switches Table 2: Pin assignments for slide switches DE2-115 Board I/O Pin Assignments: Switches, LEDs, and 7-Segment Displays PDF Altera DE2-70 Board DE2-70 User Manual 1 Chapter 1 DE2-70 Package The DE2-70 package contains all components needed to use the DE2-70 board in conjunction with a computer that runs the Microsoft Windows software. PDF Microsoft Word DE2 Board I/O Pin Assignments: Switches, LEDs, and 7-Segment Displays. Table 1: Pin assignments for toggle switches. Table 2: Pin assignments for pushbutton (debounced) switches. Table 3: Pin assignments for LEDs. ALTERA DE2-115 USER MANUAL Pdf Download View and Download Altera DE2-115 user manual online. DE2-115 computer hardware pdf manual download. DE2-115 Development Board Pinout, Datasheet, and Specs Learn about the pinout, datasheet, and specifications of the Altera DE2-115 development board, which features the Cyclone IV E FPGA and various interfaces. See how to power up the board and access the control panel and demonstrations. PDF CONTENTS In addition, all these clock inputs are connected to the phase locked loops (PLL) clock input pins of the FPGA to allow users to use these clocks as a source clock for the PLL circuit. The clock distribution on the DE2-115 board is shown in Figure 4-11. The associated pin assignments for clock inputs to FPGA I/O pins are listed in Table 4-5. PDF DE2 Development and Education Board User Manual The pin assignments between the Cyclone II FPGA and the VGA connector are listed in Table 4.8. An example of code that drives a VGA display is described in Sections 5.2 and 5.3. Altera DE2-115 : User guide Software Installation The Top-level Verilog Module and Pin Assignment 4-5 The complete top-level pin assignment is provided in C:\DE2\DE2_TOP project Please use the pin assignment in DE2_TOP project as golden pin assignment for all your projects. ALTERA DE2 BOARD GETTING STARTED MANUAL Pdf Download View and Download Altera DE2 Board getting started manual online. Development and Education Board. DE2 Board motherboard pdf manual download. ECE 495 Prelab Assignments Review the manual and tutorials for the Altera DE2 Board. Understand how to create and compile projects. Review how pin assignments are done. Review how to program the Altera DE2 Board. Lab Assignments Part 1 Create a new Quartus II project for your circuit. Program the DE2 Board: Pin Assignments Program the DE2 Board: Pin Assignments. We want to assign the two input pins to two of the switches on the DE2 board. If we look at the DE2 board schematic we have 18 switches to choose from and even more LEDS for output. For ease lets use switches 0 & 1 and led 0. These are located on the FPGA at pins N26, N25 & AE22 respectively. ALTERA DE2-70 USER MANUAL Pdf Download View and Download Altera DE2-70 user manual online. Development and Education Board. DE2-70 computer hardware pdf manual download. Mechanics of Altera DE2 Project The DE2 board has a default set of pin assignments (and associated pin names) in DE2_pin_assignments.csv. Your life will be much easier if you import this file and use the variable names assigned by the developer. PDF VHDL, Verilog, and the Altera environment Tutorial 4. Pin Assignment The DE2 board has hardwired connections between the FPGA pins and the other components on the board. We will use two toggle switches, labeled SW0, SW1and SW2, to provide the external inputs, a, b and cin, to our example circuit. These switches are connected to the FPGA pins N25, N26 and P25, respectively. PDF Terasic Inc. Terasic Inc. - Expertise in FPGA/ASIC Design PDF Verilog, and the Altera environment Tutorial 3. Pin Assignment The DE2 board has hardwired connections between the FPGA pins and the other components on the board. For this project, we need to access LED, LCD. 7-Segment LEDs and serial port. The wrapper file already mapped the input and output pins to their default names as used by alter pin assignment file. PDF Quartus II and DE2 Manual However, the DE2 board has hardwired connections between the FPGA pins and the other components on the board. Pin assignments are made by using the Assignment Editor. Select Assignments >Pins to reach the window in Figure 16. Under Category select Pin to reach window in Figure 17. easy-de2-pin-assignments/DE2_pin_assignments.csv at master A web application to easily lookup pin assignments of the Altera DE2 board. - neelabhg/easy-de2-pin-assignments Altera DE2-115 Development and Education Board DE2-115 System Builder - a powerful tool that comes with the DE2-115 board. This tool will allow users to create a Quartus II project file on their custom design for the DE2-115 board. The top-level design file, pin assignments, and I/O standard settings for the DE2-115 board will be generated automatically from this tool. neelabhg/easy-de2-pin-assignments Easy DE2 Pin Assignments A web application to easy search for pin assignments for Altera's DE2 board, and copy them into Altera's Quartus II. Altera pin assignment Hello, Altera's Quartus has 3 ways to assign pins to the FPGA device: 1. Assignment Editor. 2. Pin Planner. 3. Direct text input into *.QSF. My question: Are these tools synchronized with each other? For example: if I do initial assignments using the Pin Planner and then make changes in... assignment essay homework paper phd report resume review speech thesis